There’s been numerous fascinating dialog and DI teamwork recently devising circuits for ON/OFF energy management utilizing cheap momentary-contact switches (See “Associated Content material” under).
Wow the engineering world together with your distinctive design: Design Concepts Submission Information
Most of those designs have included edge triggered flip/flops (e.g. the CD4013) however in fact different potentialities exist. Determine 1 exhibits considered one of them.
Determine 1 Flip/flop-free debounced push ON push OFF toggling with power-on reset and low components depend.
Okay, I can (nearly) hear your objection. It isn’t (technically) correct to explain Determine 1 as flip/flop free as a result of the 2 inverters, U1a and U1b, are linked as a bistable latch. That’s to say, a flip/flop. It’s actually how its state will get toggled by S1 that’s totally different. Right here’s how that works.
Whereas sitting in both ON or OFF with S1 un-pushed, U1a, being an inverter, expenses C2 to the other state by means of R1. So, when S1 will get mashed, C2 yanks U1a’s enter, thereby toggling the latch. The R1C2 time-constant of 100 ms is lengthy sufficient to ensure that if S1 bounces on make, because it most assuredly will, C2’s complementary cost will experience out the turbulence.
Then, as a result of R2 < R1, the constructive suggestions by means of R2 will overpower R1 and maintain the identical polarity cost on C2 for so long as S1 is held closed. This ensures that later, when S1 is launched, if it bounces on break (as some switches are rumored to be evil sufficient to do), the brand new latch state received’t be misplaced. PFET Q1 now transfers energy to the load (or doesn’t). Thus, can we confidently count on dependable flipping and flopping and ONing and OFFing.
So, what’s the aim of C1? Determine 2 explains.
Determine 2 Energy up flip off the place the rising fringe of V+ at PFET a’s supply with its gate held low by RCs turns it on.
If V+ has been at zero for awhile (as a result of the battery was taken out or the wall wart unplugged), C1 and C2 may have discharged likewise to zero (or thereabouts). So, when V+ is restored, they’ll maintain the inverter’s FET gates at floor. This may make the PFET’s gate detrimental relative to its (rising) supply, turning it on, pulling its output excessive, and resetting the latch to OFF.
So why R3?
When the latch sits for some time with S1 unpushed, whether or not ON or OFF, C1 will cost to V+. Then, when S1 is depressed (be aware this doesn’t essentially imply it’s sad), C1 will likely be “rapidly” discharged. With out R3, “rapidly” is likely to be an excessive amount of of an excellent factor and contain a excessive sufficient instantaneous present by means of S1, and therefore sufficient vitality deposited on its contacts, to shorten its service life.
Thus, making us each sad!
Right here’s a closing thought of components depend. The 4069 is a hextuple half, this makes Determine 1’s use of solely two of its six inverters look wasteful. We will hope the designer can discover a place for the unused components elsewhere of their software, however what if she will be able to’t?
Then it’d end up that Determine 3 will work.
Determine 3 Do one thing helpful with the opposite 2/3rds of U1, eradicate Q1 for a great deal of lower than 10 mA, and achieve short-circuit safety totally free.
Ron for the 4069 is V+ dependent however can vary as little as 200 Ω (typical) at V+ > 10 V. Due to this fact, if we join all 5 of the out there inverters in parallel as proven in Determine 3, we’d get a internet Ron of 200/5 = 40 Ω from V+ to Vout. This is likely to be enough for a low energy software, making Q1 redundant. As an additional benefit, an unintended brief to floor will promptly and robotically flip the latch and the shorted load OFF. U1 will due to this fact be that a lot much less more likely to catch hearth, and us to be sad! Notice it additionally works if the latch is OFF and the output will get shorted to V+.
Stephen Woodward’s relationship with EDN’s DI column goes again fairly a good distance. Over 100 submissions have been accepted since his first contribution again in 1974.
Associated Content material
- To press on or maintain off? This does each.
- Flip ON flop OFF
- Latching D-type CMOS energy swap: A “Flip ON Flop OFF” various
- To press ON or maintain OFF? This does each for AC voltages
The publish Flip ON flop OFF and not using a flip/flop appeared first on EDN.
